This paper describes a collected charge enhancement due to the atpha-particle-induced charge transfer through an extremely thin (less than 0.2um) layer. The charge transfer through the thin layer is determined by the impurity concentration and the thickness of the thin layer using a 3'D device simulator. The simulation and the experiment show that the charge transfer causes the collected charge enhancement, which has a dominant contribution to the softerror rate.
Introduction
A SICOS 1) memory cell with shielded Schottky-barrier diodes (SBDs) and upward transistors has been proposed to reduce the alphaparticle-induced soft-error rate (SER) in a bipolar RAM (Random Access Memory).
2) The soft error of this cell occurs when an alpha particle strikes either the SBD or the transistor. The shielded SBD and the upward transistor have an extremely thin p-Iayer (less than 0.2um) between an n-layer and an n+ -buried layer. The p-layer prevents the charge generated in the n+ -buried layer from reaching the n-layer, or vice versa. However, if a collected charge enhancement due to an alphaparticle-induced charge transfer 3) Figure 3 shows the potential distribution in the thin layer at 10ps after an alpha particle vertically strikes the SBD. The holes generated both in the n-cathode and n+BL are collected in the p-layer. Thus, the potential of the p-layer near the alpha-particle track becomes higher. The potential is higher when the impurity concentration is lower in the p-layer as shown in figures 3(a) and 3(b). The potential for the impurity concentration of 2*lnlEsp-3 ( Fig.3(a) ) is -3.0V, while the potential for 2x1017c -' 3 ( Fig.3(b) ) is -2.8v. Figure 4 shows the potential in the p-layer near the alpha-particle track as a function of the time elapsed after an alpha-particle incidence. Obviously, it takes longer for the potential to recover as the p-layer is thinner. This is explained with a time constant, which is a product of the p-layer's resistance and capacitance. The player resistance increases when decreasing either the impurity concentration or the thickness.
The collected charge enhancement
When the potential in the p-layer becomes high, the junction between the n-cathode and the p-layer is forward biased. Thus, the parasitic transistor composed of the n-cathode (emitter), the p-layer (base) and the n+BL (collector) turns on. In other words, the charge transfers from the n+B L to the n-cathode.
The charge collected at the n-cathode is calculated using CADDETH as shown in Fig.S The relationship calculated using CADDETH is shown in Fig.6 . The collected charge increases in proportion to the generated charge in the p-layer. Using this result, the SER including the charge enhancement can be calculated using HSERAM.
The SER of the SICOS memory cell is shown in Fig.7 
